By Bruno Zatt, Muhammad Shafique, Sergio Bampi, Jörg Henkel (auth.)
This publication indicates readers the right way to boost energy-efficient algorithms and architectures to let high-definition 3D video coding on resource-constrained embedded units. clients of the Multiview Video Coding (MVC) typical face the problem of exploiting its 3D video-specific coding instruments for expanding compression potency on the fee of accelerating computational complexity and, hence, the power intake. This publication permits readers to minimize the multiview video coding power intake via together contemplating the algorithmic and architectural degrees. assurance contains an advent to 3D video clips and an intensive dialogue of the present state of the art of 3D video coding, in addition to energy-efficient algorithms for 3D video coding and energy-efficient structure for 3D video coding.
Read Online or Download 3D Video Coding for Embedded Devices: Energy Efficient Algorithms and Architectures PDF
Similar video books
Within the box of movie aesthetics, it's the first vital American paintings, nonetheless important--The paintings of the relocating photograph is superb. --Stanley KauffmannWritten in 1915, The artwork of the relocating photo by means of poet Vachel Lindsay is the 1st ebook to regard video clips as paintings. Lindsay writes a super research of the early silent movies (including numerous now misplaced films).
Through the Nineteen Sixties, a bushel of B-movies have been produced and geared toward the predominantly teenage drive-in motion picture viewers. before everything teenagers couldnt get sufficient of the bikini-clad beauties dancing at the seashore or being wooed by means of Elvis Presley, yet by way of 1966 younger audiences turned extra attracted to the mini-skirted, go-go boot donning, independent-minded gals of secret agent spoofs, scorching rod video clips and biker flicks.
Additional info for 3D Video Coding for Embedded Devices: Energy Efficient Algorithms and Architectures
Still, the current lack of MVC-oriented ASIC optimizations prohibits further increase in both performance and energy efficiency. On the other hand, multimedia processors/DSPs allow high flexibility to multiple standards while providing reduced performance and poor energy efficiency if compared to ASICs. Additionally, reconfigurable processors may allow significant increase in performance and flexibility through instruction set architecture (ISA) extensions. The reconfigurable processors, however, present reconfiguration energy issues and are unable to reach the ASIC-like performance and energy efficiency required by the 3D multimedia applications.
The algorithm that exploits these inter-frame similarities is the motion estimation (ME). 14), the region that represents the best match for the current block or macroblock. 14, is generated. 13), there is no motion between T0 and T1, so the motion vector m2 is probably zero. The dancers moving (woman’s face in the yellow box) present a displacement along the time; this displacement is represented by m1. The set of motion vectors of a given frame are called motion field and represent valuable information to understand the motion of an object as time progresses.
Berekovic et al. 264/AVC to the ADRES (coarse-grain reconfigurable processor) delivering throughput for real-time CIF decoding at 50 MHz with a 4 × 4-core array. CRISP, a coarse grain reconfigurable stream processor (Chen and Chien 2008), implements an image processing pipeline reaching 55 fps for HD1080p resolution. Aggressive performance losses are expected for video coding due to increased complexity compared to the implemented image processing algorithms. In Bauer et al. (2007), the rotating instruction set processing platform (RISPP) is presented bringing more flexibility to extensible processors.